

REMARKS / DISCUSSION OF ISSUES

This Amendment is being filed in response to the Office Action dated 12 April 2007. Reconsideration and allowance of the application in view of the amendments made above and the remarks to follow are respectfully requested.

Claims 1-13, 15 and 16 are currently pending in the Application. Claims 1 is an independent claim. Claim 14 is canceled herein, without prejudice. The Applicant respectfully reserves the right to reintroduce subject matter deleted herein, either at a later time during the prosecution of this application or any continuing applications.

By means of the present amendment, the abstract, portions of the specification and claims 1-13 have been amended for better conformance to U.S. practice, such as in the claims deleting a reference numeral typically used in European practice that is known to not limit the scope of the claims. Further amendments include changing what appeared as European phraseology into a suitable U.S. form, correcting typographical errors and changing dependent claims to begin with "The", as well as correcting certain informalities noted upon review of the claims or noted by the Office Action. Claims 1-13 were not amended in order to address issues of patentability and Applicant respectfully reserves all rights under the Doctrine of Equivalents.

In the Office Action, the claims are objected to and rejected under 35 U.S.C. §112, second paragraph, due to the above noted European phraseology that was present in the claims. The claims are amended herein to cure the noted problems particularly and generally to remove the improper phraseology. Accordingly, it is respectfully submitted that the claims are now in proper form and an indication to that effect is respectfully requested.

Claim 14 is rejected under 35 U.S.C. §101 due to being in improper U.S. form. It is respectfully submitted that the cancellation of claim 14 renders this rejection moot.

Claims 1-3, 5-7, 9 and 13 are rejected under 35 U.S.C. §102(b) over U.S. Patent No. 5,115,506 to Cohen ("Cohen"). Claim 4 is rejected under 35 U.S.C. §103(a) over Cohen in view of U.S. Patent No. 5,958,041 to Petolino ("Petolino"). Claim 8 is rejected under 35 U.S.C. § 103 over Cohen in view of an article entitled "Computer Organization & Design: the Hardware/Software Interface" by Patterson ("Patterson"). Claim 10 is rejected under 35 U.S.C. §103(a) over Cohen in view of U.S. Patent No. 5,448,705 to Nguyen ("Nguyen"). Claim 11 is rejected under 35 U.S.C. §103(a) over Cohen in view of an article entitled "Individual Flip-Flops with Gated Clocks for Low Power Datapaths" by Lang ("Lang"). Claim 12 is rejected under 35 U.S.C. §103(a) over Cohen in view of an article entitled "Modern Processor Design: Fundamentals of Superscalar Processors" by Shen ("Shen").

It is respectfully submitted that the present system is allowable over Cohen and any combination of the other cited prior art for at least the following reasons.

FIG. 1 of Cohen makes clear that each of register 24, unprimed registers 20, normal register set 16, prime registers 22, alternate register 18 and external memory stack 50 are accessible by the CPU over a common bus. Since it is the processor that determines which register to write to, it should be clear that the processor must have additional addressing requirements to select amongst the registers and the external memory stack. As stated in Cohen, "the CPU 14 hardware uses the FO status bit 26, the FF status bit 28, and the CF status bit 30 along with the interrupt type of a pending interrupt to determine whether to switch between the unprimed registers 20 and the


prime registers 22, or whether to stack the prime registers 22 and then use the prime registers 22." (See, Col. 6, lines 12-18.)

It is respectfully submitted that the data processor of Claim 1 is not anticipated or made obvious by the teachings of Cohen. For example, Cohen does not disclose or suggest, a data processor that amongst other patentable elements, comprises "said data processor comprising controller means arranged to save the contents of said snapshot buffer elements in a data memory facility having a multibit access port facility upon a subsequent interrupt condition that occurs during the handling of an actual interrupt condition without requiring additional instruction bits for addressing the snapshot buffer elements or the data memory facility" as required by Claim 1.

Based on the foregoing, the Applicant respectfully submits that independent Claim 1 is patentable over Cohen and notice to this effect is earnestly solicited. Claims 2-13, 14 and 15 depend from Claim 1 and accordingly are allowable for at least this reason as well as for the separately patentable elements contained in each of the claims. Accordingly, separate consideration of each of the dependent claims is respectfully requested.

In view of the foregoing, applicant respectfully request that the Examiner withdraw the objections and/or rejections of record, allow all the pending claims, and find the application in condition for allowance. If any points remain in issue that may best be resolved through a personal or telephonic interview, the Examiner is respectfully requested to contact the undersigned at the telephone number listed below.

Respectively submitted,



Gregory L. Thorne
Reg. 39,398
Atty for Applicant(s)
July 6, 2007

THORNE & HALAJIAN, LLP
Applied Technology Center
111 West Main Street
Bay Shore, NY 11706
Phone: (631) 665-5139
Fax: (631) 665-5101